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Pixel number: 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 2 0  21 22 
Input (3 bit) : 06 06 07 06 06 06 06 06 06 05 05 05 04 04 04 04 03 03 03 03 03 03 
Non-FZPDPCM: 0 0 10 11 0 0 0 0 0 11 0 0 11 0 0 0 11 0 0 0 0 0 (28bits) 
Reconstruction: same a s  input (not always the case) 
FZP(2)DPCM: 0 10 11 0 0 0 11 0 11 0 11 0 0 (1 8 bits) 
Reconstruction: 06 06 07 06 06 06 06 06 06 06 05 05 05 04 04 04 03 03 03 03 03 03 
_ _  _ _  
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Errors Have Occurred Here 
Fig. 4 Examples o f F Z P ( r )  and standard DPCM prediction 
of 2) 5nd a normal DPCM coder using previous pixel predic- 
tion (S, = 1.0 + D). 
In the case of normal (non-FZP) DPCM, whenever the 
current pixel is less than the previous one the output will be 
-1 (11 in the Huffman code). With F P Z  DPCM the -1 (or 
+) may be delayed until an even number of zeros (in the case 
of FZP(2)) has been previously output. In Fig. 4 it is seen that 
a ‘- 1’ has been delayed from pixel number 10 to number 11, 
and from number 13 to number 14. The ‘- 1’ at pixel number 
17 has not however been delayed because it has been preceded 
by a pair of zeros. This illustrates the ability of F Z P  to 
recover from abnormal forced behaviour. What took 26 bits 
to transmit using Huffman encoded standard DPCM was 
reduced to 18 bits by using F Z P  DPCM. The cost has been 
the incorrect reconstruction of two of the input samples. 
Table 1 OUTPUT BITjPIXEL AGAINST 
FZP PADDING VALUE 
FZP padding value Bitipixel in output 
1 1.21 





Resul t :  When HuKman encoded noisy DPCM is combined 
with FZP, very significant compression can be achieved. Table 
1 indicates the number of bits per pixel in an output image as 
the padding value is incresed. A 3 bit dither image is used as 
input. The noisy predictor employs a dither multiplier of 1.3. 
However as the padding value is increased the distortion in 
the reconstructed image becomes more significant. A padding 
value of 3 represents a good compromise between minimal 
subjective distortion and maximum compression. The image 
of Fig. 5 was compressed to 0.58 bit/pixel using noisy FZP(3). 
Fig. 5 Noisy F Z P ( 3 )  compression at 0.58 bitipixel 
Its quality should be compared to that of Fig. 3, a 3 bit/pixel 
image. 
31st March 1992 
D. Quinn (Silicon & Software Systems Ltd., Sandyford Ind. Est., Dublin 
18, Ireland) 
J. Lacy (Dept. of Electronic and Electrical Engineering, University 
Collee Dublin, Dublin 4,  Ireland) 
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FABRICATION OF LOW THRESHOLD 
VO LTAG E MI C R 0 LASERS 
A. Scherer, J. L. Jewel], M. Walther, J.  P. Harbison 
and L. T. Florez 
Indexing terms: Lasers, Semiconductor lasers 
Vertical cavity surface emitting lasers (VCSELs) with thresh- 
old voltages of 1.7V have been fabricated. The resistance- 
area product in these new vertical cavity lasers is comparable 
to that of edge-emitting lasers, and threshold currents as low 
as 3 mA have been measured. Molecular beam epitaxy was 
used to grow n-type mirrors, a quantum well active region, 
and a heavily Be-doped p-contact. After contact definition 
and alloying, passive high-reflectivity mirrors were deposited 
by reactive sputter deposition of SiO,/Si,N, to complete the 
laser cavity. 
Introduct ion:  High series resistances have severely limited the 
use of low-threshold vertical cavity surface emitting lasers 
(VCSELs). These high resistances (of about 1 kR) result from 
using the high reflectivity top mirror as the electrical p- 
contact. The lowest resistances have so far been obtained at 
the expense of high threshold currents by using metal contact/ 
mirrors with relatively low (<97%) reflectivities [l]. More 
power efficient laser geometries based on high finesse cavities 
require electrical pumping through beryllium or carbon-doped 
GaAs/AlAs barriers, resulting in high driving voltages, cavity 
heating problems, and limitations of the laser operation 
speeds. Although already in the first monolithic VCSEL 
designs chirped layers were incorporated to reduce the series 
resistance of the p-side mirror/contacts [2], the threshold volt- 
ages of these devices have so far been limited to above 3.5 V. 
We have now reduced the voltage required for lasing in 
VCSELs to 1.7V. The resistance-area products of our 
VCSELs are comparable to those reported for high-power 
edge-emitting lasers. 
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P r o c e d u r e :  Molecular beam epitaxy (MBE) was used to grow 
30 pairs of n-doped AI,.,,Ga0.,,As/A1As bottom mirror 
layers, the active p-n junction containing three lOnm GaAs 
quantum wells separated by 12nm AI, 3Ga, ,As layers and a 
1 pm p-doped top contact. 12 pairs of alternating SiO,/Si,N, 
layers formed a high-reflectivity mirror which completed the 
laser cavity. We have evaluated these reactive sputter- 
deposited mirrors using finesse measurements in resonator 
structures, and obtain reflectivities of 98.3% in 9.5 pairs [3]. 
Individual laser elements were defined by ion etching of mesas 
through the p n  junction, followed by deposition of SO, to 
define the current path. Au-Zn p-contacts were then deposited 
around the mesa tops and alloyed for current injection (Fig. 
1). Finally, another ion milling step was used to isolate individ- 
ual contacts. Lasers with diameters ranging from 7.5 to  25 pm 
were thus fabricated and measured. 
m 
Fig. 1 Schematic diagram of presented vertical cavity surface emitting 
laser structure 
Results and discussion Light at 850nm is generated by the 
lOnm GaAs quantum wells and is emitted through the 
annular p-contact The p-side resistance is reduced by heavily 
beryllium-doping the top of the cavity (Fig 1) and completely 
avoiding the well/barriers inherent in epitaxially grown 
mirror/contact structures. By thus eliminating current flow 
through the upper p-doped semiconductor Bragg reflector 
present in previous VCSEL designs 121, this configuration 
reduces the series resistances of 12pm dlameter laser elements 
to 67 R averaged between the bandgap voltage (1 4 V) and the 
2 0 V operating voltage In contrast to the 'parabolic' profile 
of most VCSEL plots, this I-V characteristic is fairly linear 
right from the bandgap value (Fig 2) The resulting 
resistance-area products are < 7  x 10 5Rcm2,  nearly as low 
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Fig. 2 I-V characteristics o f l 2 p m  diameter V C S E L  
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as the < 5  x 10-5Rcm2 calculated for high-power single- 
mode edge-emitting lasers*. The threshold currents and volt- 
ages of 12pm diameter lasers were measured to be 3mA and 
1.7 V, respectively (Fig. 3). We determined peak output powers 
of 12pm devices, and obtain 1 mW peak power when 
lasers are pulsed a t  1 %  duty cycle with 20mA. Higher powers 
are expected from optimised devices. These lasers have also 
been operated CW, although the threshold current increases 
to 4mA when doing so. 
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Fig. 3 L-I curvefrom I Z p m  diameter V C S E L  pulsed with I pm at I %  
duty cycle 
Another advantage of this laser design over previous mono- 
lithic laser structures lies in the relaxation of accuracy 
required during crystal growth. Thus, even if the cavity length 
is not tuned correctly to  the quantum well emission wave- 
length and the bottom mirror reflectivity maximum, the top 
dielectric mirror stack can be redesigned to compensate for 
such a growth inaccuracy. This kind of retuning was required 
with this particular wafer. Figs. 4 and 5 show the measured 
6oc 700 800 g o o  iooc i i oc  
wavelength nm - 
Fig. 4 Reflectivity spectra ofmeasured R against 1 from grown wafer 
and modelled reflectivity spectra for the grown wafer, and it is 
evident that the measured cavity resonance peak is far from 
the optimum wavelength. In fact, we can reproduce the mea- 
sured reflectivity spectrum (Fig. 4) by decreasing the optimum 
laser cavity length by about 1/4 1 or 65 nm (Fig. 6). This places 
the resonance as far from the optimum wavelength as pos- 
sible. However, we can still fabricate lasers from this structure 
by compensating for the cavity length discrepancy with a 1/41 
Si,N, cavity extension layer before depositing the dielectric 
* Spectra Diode Labs SDL-5400 series has 4 Q  in a 3pm wide by 
mpmlongarea ,or4 .8  x 10-~n~1n* 
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top mirror. Although in principle this adjustment should 
severely compromise the laser performance because the 
GaAs/Si,N, interface actually reduces the reflectivity of the 
mirror stack, the desirable device characteristics mentioned 
above are still obtained. This demonstrates the power of being 
able to deposit the upper portion of the Fabry-Perot cavity 
during processing to allow corrections of slight changes in 
layer thicknesses in the underlying semiconductor portion of 
the cavity. Smaller changes in the effective cavity length are 
obtained by controlling the top dielectric mirror thickness and 
we have tuned the emission wavelength from 850 to 855nm. 
Further change of this wavelength is possible at the expense of 
higher threshold currents. This laser design also lends itself to 
microfabrication of focusing or polarisation optics in or close 
to the cavity. Sputter deposition of the passive dielectric 
mirrors does not require the clean, contamination-free sur- 
faces and high growth temperatures necessary for epitaxial 
growth, and thus can be performed a t  the end of the fabrica- 
tion procedure. We already obtain without fabrication, by 
depositing concave output mirrors, single transverse mode 
lasing in lasers with diameters as large as 251m. 
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Fig. 5 Calculated R against 1 ofgrown wafer as designed with optimum 
cauity length ( m l / 2 n )  
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DETECTION OF BRIDGING FAULTS IN  
PROGRAMMABLE LOGIC ARRAYS 
K. K. Saluja, C.-Y. Liu and S. M. Reddy 
Indexing terms. Programmable logic arrays, Fault detection, 
Larqe-scale inteqration, Logic testinq 
UI I 
wovelergth V r r  
1 7 6  C 5  t e  c 3  : o  1 1  
m a59 6 
~ 
Fig. 6 Calculated R against i. from modelled data assuming shorter 
(mil211 - 1/4n) cauity length 
Conclusions:  The combination of high-reflectivity dielectric 
mirror layers coupled with MBE growth can be used to sig- 
nificantly reduce the power requirements of individual laser 
elements. Improved desims, growth, and fabrication should 
reduce the resistance further while allowing high quantum 
efficiency. We expect that this advance will allow us to inte- 
grate large numbers of VCSEL devices into complex arrays 
without the heat-dissipation problems found i n p o r e  conven- 
tional VCSEL designs [4]. Finally, the relatively shallow 
depth of the active area from the semiconductor surface 
results in significantly shorter MBE growth times, and it 
allows us to greatly simplify the VCSEL fabrication process. 
Here we have shown that it is possible to obtain VCSELs 
from this hybrid design, and that we have significantly loos- 
ened the stringent requirements placed on the high accuracy 
of MBE crystal growth required for monolithic all- 
semiconductor VCSEL devices. In optimally grown laser 
structures, we expect lower threshold currents, much higher 
‘wallplug’ power efficiencies, and higher powers and speeds 
than obtained with previous VCSEL designs. 
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A test set and a testable design for MOS PLAs are proposed. 
The new design, which modifies a PLA by adding one extra 
line in the AND plane and one extra line in the OR plane, 
can detect bridging faults. Furthermore, the design modifi- 
cation requires very low area overhead and is independent of 
the personality of the PLA under test. 
Introduct ion:  Programmable logic arrays are an integral part 
of the VLSI design tool set and extensive research effort has 
been devoted to the problem of testing them. Faults that com- 
monly occur in PLAs are modelled by stuck-at faults, cross- 
point faults and bridging faults. All methods for testing PLAs 
can be categorised into test generation [3, 51 and testable 
design [SI. Almost all existing methods consider detection of 
only stuck-at and crosspoint faults. We propose a testable 
design to detect bridging faults that have often been ignored 
in the literature. We identify bridging faults that are equiva- 
lent to stuck-at or crosspoint faults. Thus such faults need 
not be dealt with in this Letter. We propose designs for a 
testability technique and a test set that guarantees detection of 
remaining bridging faults. We analyse the proposed designs 
for delay and area overhead and discuss the extension of our 
technique to encompass folded PLAs and compacted PLAs. 
It has been discussed in the literature that bridging faults 
can be either AND type or OR type. Although we can also 
consider such a general definition of bridging faults in our 
treatment of faults, we choose a more realistic model. In MOS 
designs the logic behaviour of a bridging fault is almost 
always of the AND type. Therefore, in our discussion we shall 
consider only AND type bridging faults in PLAs. 
The following notation is used to state our results and the 
necessary test sets. The n inputs to the PLA are denoted as x i ,  
x2. . . . , x,. Bit lines corresponding to the input x i  are denoted 
as x , ~  and x i l ,  where X , ~ ( X ~ ~ )  is complemented 
(uncomplemented) x,. It is shown in Reference 4 that a bridg- 
ing fault between any two product lines, a bridging fault 
between any two output, and a bridging fault between x , ~  and 
xtI are equivalent to crosspoint faults in a PLA. Based on 
these observations, we conclude that the set of bridging faults 
F which are not shown to be equivalent to crosspoint faults 
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